Bibliography

[Adve90] S. V. Adve and M. D. Hill, ‘‘Weak Ordering - A New Definition,’’ *17th Symposium on Computer Architecture*, pp. 2-14 (May 1990).

[Agar88] A. Agarwal, R. Simoni, J. Hennessy, and M. Horowitz, ‘‘An Evaluation of Directory Schemes for Cache Coherence,’’ *15th Symposium on Computer Architecture*, pp. 280-289 (May 1988).

[Agar95] A. Agarwal, R. Bianchini, D. Chaiken, K. L. Johnson, D. Kranz, J. Kubiatowicz, B.-H. Lim, K. Mackenzie, and D. Yeung, ‘‘The MIT Alewife Machine: Architecture and Performance,’’ *22nd Symposium on Computer Architecture*, pp. 2-13 (June 1995).

[Ahme90] R. E. Ahmed, R. C. Frazier, and P. N. Marinos, ‘‘Cache-Aided Rollback Error Recovery (CARER) Algorithms for Shared-Memory Multiprocessor Systems,’’ *20th Fault-Tolerant Computing Symposium*, (1990).

[Arch85] J. Archibald and J.-L. Baer, ‘‘An Economical Solution to the Cache Coherence Problem,’’ *15th International Symposium on Computer Architecture*, pp. 355-362 (June 1985).

[Arch87] J. Archibald, ‘‘The Cache-Coherence Problem in Shared-Memory Multiprocessors,’’ Ph.D. dissertation, University of Washington (March 1987).

[Atha88] W. C. Athas and C. L. Seitz, ‘‘Multicomputers: Message-Passing Concurrent Computers,’’ *Computer* **21**(8) pp. 9-24 (August 1988).

[Bari83] G. Barigazzi and L. Strigini, ‘‘Application-Transparent Setting of Recovery Points,’’ *13th Fault-Tolerant Computing Symposium*, pp. 48-55 (June 1983).

[Bayl89] S. J. Baylor and B. D. Rathi, ‘‘A study of the Memory Reference Behavior of Engineering/Scientific Applications in Parallel Processors,’’ *International Conference on Parallel Processing*, pp. I/78-I/82 (August 1989).

[Bern88] P. A. Bernstein, ‘‘Sequoia: A Fault-Tolerant Tightly Couple Multiprocessor for Transaction Processing,’’ *IEEE Computer* **21** pp. 37-45 (February 1988).

[Blel91] G. E. Blelloch, C. E. Leiserson, B. M. Maggs, C. G. Plaxton, S. J. Smith, and M. Zagha, ‘‘A Comparison of Sorting Algorithms for the Connection Machine CM-2,’’ *Proceedings of the Symposium on Parallel Algorithms and Architectures*, pp. 3-16 (July 1991).

[Bolo89] W. J. Bolosky, R. P. Fitzgerald, and M. L. Scott, ‘‘Simple But Effective Techniques for NUMA Memory Management,’’ *Twelfth ACM Symposium on Operating Systems Principles*, pp. 19-31 (December 1989).

[Borg83] A. Borg, J. Baumbach, and S. Glazer, ‘‘A Message System Supporting Fault-Tolerance,’’ *9th Symposium on Operating Systems Principles*, pp. 90-99 (October 1983).

[Brew92a] E. A. Brewer, A. Colbrook, C. N. Dellarocas, and W. A. Weihl, ‘‘PROTEUS: A High-Performance Parallel-Architecture Simulator,’’ *1992 ACM Sigmetrics and Performance*, pp. 247-8

(June 1992).

[Brew92b] E. A. Brewer and C. N. Dellarocas, ‘‘Proteus User Documentation,’’ Technical Document, Massachusetts Institute of Technology, Cambridge, MA (March 1992).

[Burk92] H. Burkhardt III, ‘‘Overview of the KSR1 Computer System,’’ Technical Report KSR-TR-9202001, Kendall Square Research, Boston (February 1992).

[Cens78] L. Censier and P. Feautrier, ‘‘A New Solution to Coherence Problems in Multicache Systems,’’ *IEEE Transacations on Computers* **C-27**(12) pp. 1112-1118 (December 1978).

[Chai90] D. Chaiken, C. Fields, K. Kurihara, and A. Agarwal, ‘‘Directory-Based Cache Coherence in Large Scale Multiprocessors,’’ *IEEE Computer* **23**(6) pp. 49-58 (June 1990).

[Chai91] D. Chaiken, J. Kubiatowicz, and A. Agarwal, ‘‘LimitLESS Directories: A Scalable Cache Coherence Scheme,’’ *Architecture Support for Programming Languages and Operating Systems-IV*, (April 1991).

[Chan85] K. M. Chandy and L. Lamport, ‘‘Distributed Snapshots: Determining Global States of Distributed Systems,’’ *ACM Transactions on Computer Systems* **3**(1) pp. 63-75 (February 1985).

[Chan88] A. Chang and M. F. Mergen, ‘‘801 Storage: Architecture and Programming,’’ *ACM Transactions on Computer Systems* **6**(1) pp. 28-50 (February 1988).

[Cher91] D. R. Cheriton, H. A. Goosen, and P. D. Boyle, ‘‘Paradigm: A Highly Scalable Shared-Memory Multicomputer Architecture,’’ *IEEE Computer* **24**(2) pp. 33-48 (February 1991).

[Chow88] E. Chow, H. Madan, J. Peterson, D. Grunwald, and D. Reed, ‘‘Hyperswitch Network for the Hypercube Computer,’’ *15th Symposium on Computer Architecture*, pp. 90-99 (May 1988).

[Dare87] F. Darema-Rogers, G. F. Pfister, and K. So, ‘‘Memory Access Patterns of Parallel Scientific Programs,’’ *Performance Evaluation Review* **15**(1) pp. 46-58 (May 1987).

[Dubo86] M. Dubois, C. Scheurich, and F. A. Briggs, ‘‘Memory Access Buffering in Multiprocessors,’’ *13th Symposium on Computer Architecture* **14**(2) pp. 434-442 (June 1986).

[Dubo88] M. Dubois and J.-C. Wang, ‘‘Shared Data Contention in a Cache Coherence Protocol,’’ *International Conference on Parallel Processing* **1** pp. 146-155 (August 1988).

[Fraz89] T. M. Frazier and Y. Tamir, ‘‘Application-Transparent Error-Recovery Techniques for Multicomputers,’’ *The Fourth Conference on Hypercubes, Concurrent Computers, and Applications* **1** pp. 103-108 (March 1989).

[Fraz95] T. M. Frazier, ‘‘Application-Transparent Error Recovery Techniques for Multicomputers,’’ Ph.D. Dissertation, Computer Science Department Technical Report CSD-950012, University of California, , Los Angeles, CA (January 1995).

[Full78] S. H. Fuller, J. K. Ousterhout, L. Raskin, P. I. Rubinfeld, P. J. Sindhu, and R. J. Swan, ‘‘Multi-Microprocessors: An Overview and Working Example,’’ *Proceedings of the IEEE* **66**(2)(February 1978).

[Ghar90] K. Gharachorloo, D. Lenoski, J. Laudon, P. Gibbons, A. Gupta, and J. Hennessy, ‘‘Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors,’’ *17th Symposium on Computer Architecture*, pp. 15-26 (May 1990).

[Ghar91] K. Gharachorloo, A. Gupta, and J. Hennessy, ‘‘Performance Evaluation of Memory Consistency Models for Shared Memory Multiprocessors,’’ *Architecture Support for Programming Languages and Operating Systems-IV*, pp. 245-257 (April 1991).

[Good83] J. R. Goodman, ‘‘Using Cache Memory to Reduce Processor-Memory Traffic,’’ *10th Annual Symposium on Computer Architecture*, pp. 124-131 (June 1983).

[Good88] J. R. Goodman and P. J. Woest, ‘‘The Wisconsin Multicube,’’ *15th Symposium on Computer Architecture*, pp. 422-431 (May 1988).

[Gray78] J. N. Gray, ‘‘Notes on Data Base Operating Systems,’’ pp. 393-481 in *Operating Systems: An Advanced Course*, ed. R. Bayer, R. M. Graham and G. Seegmuller, Springer-Verlag, Berlin (1978). Lecture Notes in Computer Science 60.

[Gupt90] A. Gupta, W.-D. Weber, and T. Mowry, ‘‘Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes,’’ *International Conference on Parallel*

Processing, pp. 312-321 (August 1990).

[Gust92] D. B. Gustavson, D. V. James, and H. A. Wiggers, ‘‘Overview of the Scalable Coherent Interface, IEEE STD 1596 (SCI).,’’ *1992 IEEE Nuclear Science Symposium and Medical Imaging Conference* **1** pp. 488-90 (October 1992).

[Hage92] E. Hagersten, A. Landin, and S. Haridi, ‘‘DDM - A Cache-Only Memory Architecture,’’ *IEEE Computer Magazine*, pp. 44-54 (September 1992).

[IEEE93] IEEE, *IEEE Standard for Scalable Coherent Interface (SCI)*. August 1993.

[Jana94] G. Janakiraman and Y. Tamir, ‘‘Coordinated Checkpointing-Rollback Error Recovery for Distributed Shared Memory Multicomputers,’’ *Symposium on Reliable Distributed Systems*, pp. 42-51 (October 1994).

[Jans93] B. Janssens and W. K. Fuchs, ‘‘Relaxing Consistency in Recoverable Distributed Shared Memory,’’ *23rd International Symposium on Fault-Tolerant Computing*, pp. 155-163 (Jun 1993).

[John87] D. B. Johnson and W. Zwaenepoel, ‘‘Sender-Based Message Logging,’’ *17th Fault-Tolerant Computing Symposium*, pp. 14-19 (July 1987).

[John88] D. B. Johnson and W. Zwaenepoel, ‘‘Recovery in DIstributed Systems Using Optimistic Message Logging and Checkpointing,’’ *7th Symposium on Principles of Distributed Computing*, pp. 171-

181 (August 1988).

[Katz85] R. H. Katz, S. J. Eggers, D. A. Wood, C. L. Perkins, and R. G. Sheldon, ‘‘Implementing a Cache Consistency Protocol,’’ *12th Symposium on Computer Architecture*, pp. 276-283 (June 1985).

[Koo87] R. Koo and S. Toueg, ‘‘Checkpointing and Rollback-Recovery for Distributed Systems,’’ *IEEE Transactions on Software Engineering* **SE-13**(1) pp. 23-31 (January 1987).

[Kopp95] D. Koppelman, ‘‘Version L3.5 Proteus Changes,’’ Technical Document, Louisiana State University (August 1995).

[Kusk94] J. Kuskin, D. Ofelt, M. Heinrich, J. Heinlein, R. Simoni, K. Gharacharloo, J. Chapin, D. Nakahira, J. Baxter, M. Horowitz, A. Gupta, M. Rosenblum, and J. Hennessy, ‘‘The Stanford FLASH Multiprocessor,’’ *21st Symposium on Computer Architecture*, pp. 302-313 (April 1994).

[Lamp79] L. Lamport, ‘‘How to Make a Multiprocessor Computer that Correctly Executes Multiprocess Programs,’’ *IEEE Transactions on Computers* **C-28**(9) pp. 690-691 (September 1979).

[Leno90] D. Lenoski, J. Laudon, K. Gharachorloo, A. Gupta, and J. Hennessy, ‘‘The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor,’’ *17th Symposium on Computer Architecture*, pp. 148-159 (May 1990).

[Leno93] D. Lenoski, J. Laudon, T. Joe, D. Nakahira, A. Gupta, and J. Hennessy, ‘‘The DASH Prototype: Logic Overhead and

Performance,'' *IEEE Transactions on Parallel and Distributed Systems* **4**(1) pp. 41-61 (January 1993).

[Li86a] K. Li and P. Hudak, ''Memory Coherence in Shared Virtual Memory Systems,'' *Fifth Symposium on Principles of Distributed Computing,* pp. 229-239 (August 1986).

[Li86b] K. Li, ''Shared Virtual Memory on Loosely Coupled Multiprocessors,'' Ph.D. Dissertation, YALEU/DCS/RR-492, Yale University (September 1986).

[Li88] K. Li, ''IVY: A Shared Virtual Memory System for Parallel Computing,'' *International Conference on Parallel Processing,* pp. II/94-II/101 (August 1988).

[Li89a] K. Li and R. Schaefer, ''A Hypercube Shared Virtual Memory System,'' *International Conference on Parallel Processing,* pp. I/125-I/132 (August 1989).

[Li89b] K. Li and P. Hudak, ''Memory Coherence in Shared Virtual Memory Systems,'' *ACM Transactions on Computer Systems* **7**(4) pp. 321-359 (November 1989).

[Lipt68] J. S. Liptay, ''Structural Aspects of the System/360 Model 85, Part II: The Cache,'' *IBM Systems Journal* **7**(1) pp. 15-21 (1968).

[Lisk87] B. Liskov, R. Scheifler, E. Walker, and W. Weihl, ''Orphan Detection,'' *17th Fault-Tolerant Computing Symposium,* pp. 2-7 (July 1987).

[Merl78] P. M. Merlin and B. Randell, ''State Restoration in Distributed

Systems,'' *8th Fault-Tolerant Computing Symposium,* pp. 129-134 (June 1978).

[O'Kr90] B. W. O'Krafka and A. R. Newton, ''An Empirical Evaluation of Two Memory-Efficient Directory Methods,'' *17th Symposium on Computer Architecture,* pp. 138-147 (May 1990).

[Pfis85] G. F. Pfister and V. A. Norton, '''Hot Spot' Contention and Combining in Multistage Interconnection Networks,'' *IEEE Transactions on Computers* **C-34**(10) pp. 943-948 (October 1985).

[Pink92] T. J. Pinkston and S. J. Baylor, ''Parallel Processor Memory Reference Analysis: Examining Locality and Clustering Potential,'' *Fifth SIAM Conference on Parallel Processing for Scientific Computing,* pp. 513-18 (1992).

[Powe83] M. L. Powell and D. L. Presotto, ''Publishing: A Reliable Broadcast Communication Mechanism,'' *9th Symposium on Operating Systems Principles,* pp. 100-109 (October 1983).

[Rama89] U. Ramachandran, M. Ahamad, and M. Y. A. Khalidi, ''Coherence of Distributed Shared Memory: Unifying Synchronization and Data Transfer,'' *International Conference on Parallel Processing,* pp. II/160-II/169 (August 1989).

[Rand78] B. Randell, P. A. Lee, and P. C. Treleaven, ''Reliability Issues in Computing System Design,'' *Computing Surveys* **10**(2) pp. 123-165 (June 1978).

[Rich93] G. G. Richard III and M. Singhal, ''Using Logging and

Asynchronous Checkpointing to Implement Recoverable Distributed Shared Memory,’’ *12th Symposium on Reliable Distributed Systems*, pp. 58-67 (October 1993).

[Sche87] C. Scheurich and M. Dubois, ‘‘Correct Memory Operation of Cache-based Multiprocessors,’’ *14th Symposium on Computer Architecture*, pp. 234-243 (Jun 1987).

[Schn84] F. B. Schneider, ‘‘Byzantine Generals in Action: Implementing Fail-Stop Processors,’’ *ACM Transactions on Computer Systems* **2**(2) pp. 145-154 (May 1984).

[Silb94] A. Silberschatz and P. B. Galvin, *Operating System Concepts,* Addison-Wesley (1994).

[Sing92] J. P. Singh, W.-D. Weber, and A. Gupta, ‘‘SPLASH: Stanford Parallel Applications for Shared Memory,’’ *Computer Architecture News* **20**(1) pp. 5-44 (March 1992).

[Sist89] A. P. Sistla and J. L. Welch, ‘‘Efficient Distributed Recovery Using Message Logging,’’ *8th Symposium on Principles of Distributed Computing*, pp. 223-238 (August 1989).

[Stro85] R. E. Strom and S. Yemini, ‘‘Optimistic Recovery in Distributed Systems,’’ *ACM Transactions on Computer Systems* **3(3)** pp. 204-226 (August 1985).

[Stum90] M. Stumm and S. Zhou, ‘‘Fault Tolerant Distributed Shared Memory Algorithms,’’ *Second Symposium on Parallel and Distributed Computing*, pp. 719-724 (December 1990).

[Tami83] Y. Tamir and C. H. Sequin, ‘‘Self-Checking VLSI Building Blocks for Fault-Tolerant Multicomputers,’’ *International Conference on Computer Design*, pp. 561-564 (November 1983).

[Tami84] Y. Tamir and C. H. Sequin, ‘‘Error Recovery in Multicomputers Using Global Checkpoints,’’ *13th International Conference on Parallel Processing*, pp. 32-41 (August 1984).

[Tami89] Y. Tamir and T. M. Frazier, ‘‘Application-Transparent Process-Level Error Recovery for Multicomputers,’’ *Hawaii International Conference on System Sciences-22*, pp. 296-305 (January 1989).

[Tami91] Y. Tamir and T. M. Frazier, ‘‘Error-Recovery in Multicomputers Using Asynchronous Coordinated Checkpointing,’’ Computer Science Department Technical Report CSD-910066, University of California, Los Angeles, CA (September 1991).

[Tami92] Y. Tamir and G. Janakiraman, ‘‘Hierarchical Coherency Management for Shared Virtual Memory Multicomputers,’’ *Journal of Parallel and Distributed Computing* **15**(4) pp. 408-419 (August 1992).

[Tam90] V.-O. Tam and M. Hsu, ‘‘Fast Recovery in Distributed Shared Virtual Memory Systems,’’ *10th IEEE International Conference on Distributed Computing Systems*, (1990).

[Tang76] C. K. Tang, ‘‘Cache Design in the Tightly Coupled Multiprocessor System,’’ *AFIPS Conference Proceedings, National Computer Conference*, pp. 749-753 (June 1976).

[Thak88] S. Thakkar, P. Gifford, and G. Fielland, ‘‘The Balance Multiprocessor System,’’ *IEEE Micro* **8**(1) pp. 57-69 (February 1988).

[Thap90] M. Thapar and B. Delagi, ‘‘Stanford Distributed Directory Protocol,’’ *Computer* **23**(6) pp. 78-80 (June 1990).

[Wils87] A. W. Wilson, ‘‘Hierarchical Cache/Bus Architecture for Shared Memory Multiprocessors,’’ *14th Symposium on Computer Architecture*, pp. 244-252 (June 1987).

[Woo95] S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, ‘‘The SPLASH-2 Programs: Characterization and Methodological Considerations,’’ *22nd Symposium on Computer Architecture*, pp. 24-36 (1995).

[Wu90a] K.-L. Wu and W. K. Fuchs, ‘‘Recoverable Distributed Shared Virtual Memory,’’ *IEEE Transactions on Computers* **39**(4) pp. 460-469 (April 1990).

[Wu90b] K.-L. Wu, W. K. Fuchs, and J. H. Patel, ‘‘Error Recovery in Shared Memory Multiprocessors Using Private Caches,’’ *IEEE Transactions on Parallel and Distributed Systems* **1**(2) pp. 231-240 (April 1990).